Home
last modified time | relevance | path

Searched refs:CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN_MASK (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h4031 #define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN_MASK 0x200 macro
H A Dgfx_8_1_sh_mask.h4553 #define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN_MASK 0x200 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12856 #define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN_MASK macro
H A Dgc_9_1_sh_mask.h14285 #define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN_MASK macro
H A Dgc_9_2_1_sh_mask.h14150 #define CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_EN_MASK macro