Home
last modified time | relevance | path

Searched refs:CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h3385 #define CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK 0x3000 macro
H A Dgfx_8_0_sh_mask.h4003 #define CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK 0x3000 macro
H A Dgfx_8_1_sh_mask.h4525 #define CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK 0x3000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12833 #define CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK … macro
H A Dgc_9_1_sh_mask.h14262 #define CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK … macro
H A Dgc_9_2_1_sh_mask.h14127 #define CP_HQD_IQ_TIMER__INTERRUPT_TYPE_MASK … macro