Home
last modified time | relevance | path

Searched refs:CP_HQD_IQ_TIMER__QUANTUM_TIMER_MASK (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h4009 #define CP_HQD_IQ_TIMER__QUANTUM_TIMER_MASK 0x400000 macro
H A Dgfx_8_1_sh_mask.h4531 #define CP_HQD_IQ_TIMER__QUANTUM_TIMER_MASK 0x400000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12836 #define CP_HQD_IQ_TIMER__QUANTUM_TIMER_MASK macro
H A Dgc_9_1_sh_mask.h14265 #define CP_HQD_IQ_TIMER__QUANTUM_TIMER_MASK macro
H A Dgc_9_2_1_sh_mask.h14130 #define CP_HQD_IQ_TIMER__QUANTUM_TIMER_MASK macro