Home
last modified time | relevance | path

Searched refs:CP_HQD_PQ_CONTROL__CACHE_POLICY__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h3350 #define CP_HQD_PQ_CONTROL__CACHE_POLICY__SHIFT 0x18 macro
H A Dgfx_8_0_sh_mask.h3966 #define CP_HQD_PQ_CONTROL__CACHE_POLICY__SHIFT 0x18 macro
H A Dgfx_8_1_sh_mask.h4488 #define CP_HQD_PQ_CONTROL__CACHE_POLICY__SHIFT 0x18 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12771 #define CP_HQD_PQ_CONTROL__CACHE_POLICY__SHIFT … macro
H A Dgc_9_1_sh_mask.h14200 #define CP_HQD_PQ_CONTROL__CACHE_POLICY__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h14065 #define CP_HQD_PQ_CONTROL__CACHE_POLICY__SHIFT … macro