Home
last modified time | relevance | path

Searched refs:CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h3355 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK 0x10000000 macro
H A Dgfx_8_0_sh_mask.h3971 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK 0x10000000 macro
H A Dgfx_8_1_sh_mask.h4493 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK 0x10000000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12791 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK … macro
H A Dgc_9_1_sh_mask.h14220 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK … macro
H A Dgc_9_2_1_sh_mask.h14085 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK … macro