Home
last modified time | relevance | path

Searched refs:CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2379 #define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE__SHIFT 0x00000017 macro
H A Dgfx_7_2_sh_mask.h1182 #define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE__SHIFT 0x17 macro
H A Dgfx_8_0_sh_mask.h1510 #define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE__SHIFT 0x17 macro
H A Dgfx_8_1_sh_mask.h2034 #define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE__SHIFT 0x17 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h10865 #define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE__SHIFT … macro
H A Dgc_9_1_sh_mask.h12471 #define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h12275 #define CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE__SHIFT … macro