Home
last modified time | relevance | path

Searched refs:CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h2220 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT 0x4 macro
H A Dgfx_8_0_sh_mask.h2754 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT 0x4 macro
H A Dgfx_8_1_sh_mask.h3276 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT 0x4 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h729 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT … macro
H A Dgc_9_1_sh_mask.h727 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h716 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT … macro