Home
last modified time | relevance | path

Searched refs:CP_ME_CNTL__CE_INVALIDATE_ICACHE__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2563 #define CP_ME_CNTL__CE_INVALIDATE_ICACHE__SHIFT 0x00000004 macro
H A Dgfx_7_2_sh_mask.h3040 #define CP_ME_CNTL__CE_INVALIDATE_ICACHE__SHIFT 0x4 macro
H A Dgfx_8_0_sh_mask.h3648 #define CP_ME_CNTL__CE_INVALIDATE_ICACHE__SHIFT 0x4 macro
H A Dgfx_8_1_sh_mask.h4170 #define CP_ME_CNTL__CE_INVALIDATE_ICACHE__SHIFT 0x4 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h1050 #define CP_ME_CNTL__CE_INVALIDATE_ICACHE__SHIFT macro
H A Dgc_9_1_sh_mask.h1048 #define CP_ME_CNTL__CE_INVALIDATE_ICACHE__SHIFT macro
H A Dgc_9_2_1_sh_mask.h1015 #define CP_ME_CNTL__CE_INVALIDATE_ICACHE__SHIFT macro