Home
last modified time | relevance | path

Searched refs:CP_PERFMON_CNTL__PERFMON_STATE__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2671 #define CP_PERFMON_CNTL__PERFMON_STATE__SHIFT 0x00000000 macro
H A Dgfx_7_2_sh_mask.h3236 #define CP_PERFMON_CNTL__PERFMON_STATE__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h3856 #define CP_PERFMON_CNTL__PERFMON_STATE__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h4378 #define CP_PERFMON_CNTL__PERFMON_STATE__SHIFT 0x0 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h20963 #define CP_PERFMON_CNTL__PERFMON_STATE__SHIFT macro
H A Dgc_9_1_sh_mask.h22399 #define CP_PERFMON_CNTL__PERFMON_STATE__SHIFT macro
H A Dgc_9_2_1_sh_mask.h22338 #define CP_PERFMON_CNTL__PERFMON_STATE__SHIFT macro