Home
last modified time | relevance | path

Searched refs:CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2704 #define CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK 0x00003f00L macro
H A Dgfx_7_2_sh_mask.h3149 #define CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK 0x3f00 macro
H A Dgfx_8_0_sh_mask.h3763 #define CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK 0x3f00 macro
H A Dgfx_8_1_sh_mask.h4285 #define CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK 0x3f00 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h1151 #define CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK … macro
H A Dgc_9_1_sh_mask.h1149 #define CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK … macro
H A Dgc_9_2_1_sh_mask.h1116 #define CP_QUEUE_THRESHOLDS__ROQ_IB2_START_MASK … macro