Home
last modified time | relevance | path

Searched refs:CP_RB2_CNTL__CACHE_POLICY__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2771 #define CP_RB2_CNTL__CACHE_POLICY__SHIFT 0x00000018 macro
H A Dgfx_7_2_sh_mask.h1102 #define CP_RB2_CNTL__CACHE_POLICY__SHIFT 0x18 macro
H A Dgfx_8_0_sh_mask.h1420 #define CP_RB2_CNTL__CACHE_POLICY__SHIFT 0x18 macro
H A Dgfx_8_1_sh_mask.h1944 #define CP_RB2_CNTL__CACHE_POLICY__SHIFT 0x18 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h10833 #define CP_RB2_CNTL__CACHE_POLICY__SHIFT … macro
H A Dgc_9_1_sh_mask.h12439 #define CP_RB2_CNTL__CACHE_POLICY__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h12243 #define CP_RB2_CNTL__CACHE_POLICY__SHIFT … macro