Home
last modified time | relevance | path

Searched refs:CP_STAT__ROQ_INDIRECT1_BUSY__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h3091 #define CP_STAT__ROQ_INDIRECT1_BUSY__SHIFT 0x0000000a macro
H A Dgfx_7_2_sh_mask.h2972 #define CP_STAT__ROQ_INDIRECT1_BUSY__SHIFT 0xa macro
H A Dgfx_8_0_sh_mask.h3586 #define CP_STAT__ROQ_INDIRECT1_BUSY__SHIFT 0xa macro
H A Dgfx_8_1_sh_mask.h4108 #define CP_STAT__ROQ_INDIRECT1_BUSY__SHIFT 0xa macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h972 #define CP_STAT__ROQ_INDIRECT1_BUSY__SHIFT … macro
H A Dgc_9_1_sh_mask.h970 #define CP_STAT__ROQ_INDIRECT1_BUSY__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h937 #define CP_STAT__ROQ_INDIRECT1_BUSY__SHIFT … macro