Home
last modified time | relevance | path

Searched refs:CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h3182 #define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK 0x00010000L macro
H A Dgfx_7_2_sh_mask.h2581 #define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK 0x10000 macro
H A Dgfx_8_0_sh_mask.h3145 #define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK 0x10000 macro
H A Dgfx_8_1_sh_mask.h3667 #define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK 0x10000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h19282 #define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK … macro
H A Dgc_9_1_sh_mask.h20718 #define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK … macro
H A Dgc_9_2_1_sh_mask.h20645 #define CP_WAIT_SEM_ADDR_HI__SEM_USE_MAILBOX_MASK … macro