Home
last modified time | relevance | path

Searched refs:DB_HTILE_SURFACE__FULL_CACHE_MASK (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h3516 #define DB_HTILE_SURFACE__FULL_CACHE_MASK 0x00000002L macro
H A Dgfx_7_2_sh_mask.h3687 #define DB_HTILE_SURFACE__FULL_CACHE_MASK 0x2 macro
H A Dgfx_8_0_sh_mask.h4411 #define DB_HTILE_SURFACE__FULL_CACHE_MASK 0x2 macro
H A Dgfx_8_1_sh_mask.h4935 #define DB_HTILE_SURFACE__FULL_CACHE_MASK 0x2 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h17345 #define DB_HTILE_SURFACE__FULL_CACHE_MASK … macro
H A Dgc_9_1_sh_mask.h18781 #define DB_HTILE_SURFACE__FULL_CACHE_MASK … macro
H A Dgc_9_2_1_sh_mask.h18672 #define DB_HTILE_SURFACE__FULL_CACHE_MASK … macro