Home
last modified time | relevance | path

Searched refs:DCCG_SOFT_RESET__DVO_ENABLE_RST__SHIFT (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_10_0_sh_mask.h1774 #define DCCG_SOFT_RESET__DVO_ENABLE_RST__SHIFT 0x3 macro
H A Ddce_11_0_sh_mask.h1724 #define DCCG_SOFT_RESET__DVO_ENABLE_RST__SHIFT 0x3 macro
H A Ddce_11_2_sh_mask.h1934 #define DCCG_SOFT_RESET__DVO_ENABLE_RST__SHIFT 0x3 macro
H A Ddce_12_0_sh_mask.h2965 #define DCCG_SOFT_RESET__DVO_ENABLE_RST__SHIFT … macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h2352 #define DCCG_SOFT_RESET__DVO_ENABLE_RST__SHIFT … macro