Home
last modified time | relevance | path

Searched refs:DCI_MEM_PWR_CNTL3__FBC_MEM_PWR_MODE_SEL__SHIFT (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_10_0_sh_mask.h2582 #define DCI_MEM_PWR_CNTL3__FBC_MEM_PWR_MODE_SEL__SHIFT 0x17 macro
H A Ddce_11_0_sh_mask.h2542 #define DCI_MEM_PWR_CNTL3__FBC_MEM_PWR_MODE_SEL__SHIFT 0x17 macro
H A Ddce_11_2_sh_mask.h2764 #define DCI_MEM_PWR_CNTL3__FBC_MEM_PWR_MODE_SEL__SHIFT 0x17 macro
H A Ddce_12_0_sh_mask.h3959 #define DCI_MEM_PWR_CNTL3__FBC_MEM_PWR_MODE_SEL__SHIFT … macro