Home
last modified time | relevance | path

Searched refs:DCO_MEM_PWR_STATUS__HDMI6_MEM_PWR_STATE_MASK (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_10_0_sh_mask.h15472 #define DCO_MEM_PWR_STATUS__HDMI6_MEM_PWR_STATE_MASK 0xc00000 macro
H A Ddce_11_0_sh_mask.h15626 #define DCO_MEM_PWR_STATUS__HDMI6_MEM_PWR_STATE_MASK 0xc00000 macro
H A Ddce_11_2_sh_mask.h16308 #define DCO_MEM_PWR_STATUS__HDMI6_MEM_PWR_STATE_MASK 0xc00000 macro
H A Ddce_12_0_sh_mask.h8564 #define DCO_MEM_PWR_STATUS__HDMI6_MEM_PWR_STATE_MASK macro