Home
last modified time | relevance | path

Searched refs:DCP_GSL_SYNC_SOURCE_PHASE0 (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_11_0_enum.h1919 DCP_GSL_SYNC_SOURCE_PHASE0 = 0x1, enumerator
H A Ddce_11_2_enum.h2382 DCP_GSL_SYNC_SOURCE_PHASE0 = 0x1, enumerator
/dragonfly/sys/dev/drm/amd/include/
H A Dvega10_enum.h5852 DCP_GSL_SYNC_SOURCE_PHASE0 = 0x00000001, enumerator