Home
last modified time | relevance | path

Searched refs:DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK (Results 1 – 8 of 8) sorted by relevance

/dragonfly/sys/dev/drm/amd/powerplay/hwmgr/
H A Dsmu7_powertune.c145 …{ ixDIDT_SQ_CTRL0, DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK, DIDT_SQ…
287 …{ ixDIDT_SQ_CTRL0, DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK, DIDT_SQ…
429 …{ ixDIDT_SQ_CTRL0, DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK, DIDT_SQ…
572 …{ ixDIDT_SQ_CTRL0, DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK, DIDT_SQ…
755 …{ ixDIDT_SQ_CTRL0, DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK, DIDT_SQ…
H A Dvega10_powertune.c212 …{ ixDIDT_SQ_CTRL0, DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK, DIDT_SQ_CTRL0__DIDT_CTR…
/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h18273 #define DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK 0x10 macro
H A Dgfx_8_0_sh_mask.h20491 #define DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK 0x10 macro
H A Dgfx_8_1_sh_mask.h21093 #define DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK 0x10 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h28597 #define DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK macro
H A Dgc_9_1_sh_mask.h29943 #define DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK macro
H A Dgc_9_2_1_sh_mask.h30266 #define DIDT_SQ_CTRL0__DIDT_CTRL_RST_MASK macro