Home
last modified time | relevance | path

Searched refs:DPM_TABLE_325__LinkLevel_3_PcieGenSpeed__SHIFT (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_1_sh_mask.h1928 #define DPM_TABLE_325__LinkLevel_3_PcieGenSpeed__SHIFT 0x18 macro
H A Dsmu_7_1_0_sh_mask.h1930 #define DPM_TABLE_325__LinkLevel_3_PcieGenSpeed__SHIFT 0x18 macro