Home
last modified time | relevance | path

Searched refs:DPM_TABLE_373__UvdLevel_3_padding_0__SHIFT (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_1_sh_mask.h2092 #define DPM_TABLE_373__UvdLevel_3_padding_0__SHIFT 0x10 macro
H A Dsmu_7_1_0_sh_mask.h2094 #define DPM_TABLE_373__UvdLevel_3_padding_0__SHIFT 0x10 macro