Home
last modified time | relevance | path

Searched refs:DPM_TABLE_405__VceLevel_7_Divider_MASK (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_1_sh_mask.h2225 #define DPM_TABLE_405__VceLevel_7_Divider_MASK 0xff macro
H A Dsmu_7_1_0_sh_mask.h2227 #define DPM_TABLE_405__VceLevel_7_Divider_MASK 0xff macro