Home
last modified time | relevance | path

Searched refs:GCK_PLL_TEST_CNTL_2__TEST_COUNT_MASK (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h285 #define GCK_PLL_TEST_CNTL_2__TEST_COUNT_MASK 0xfffe0000 macro
H A Dsmu_7_1_1_sh_mask.h283 #define GCK_PLL_TEST_CNTL_2__TEST_COUNT_MASK 0xfffe0000 macro
H A Dsmu_7_0_1_sh_mask.h281 #define GCK_PLL_TEST_CNTL_2__TEST_COUNT_MASK 0xfffe0000 macro
H A Dsmu_7_1_0_sh_mask.h281 #define GCK_PLL_TEST_CNTL_2__TEST_COUNT_MASK 0xfffe0000 macro
H A Dsmu_7_1_2_sh_mask.h281 #define GCK_PLL_TEST_CNTL_2__TEST_COUNT_MASK 0xfffe0000 macro
H A Dsmu_7_1_3_sh_mask.h309 #define GCK_PLL_TEST_CNTL_2__TEST_COUNT_MASK 0xfffe0000 macro