Home
last modified time | relevance | path

Searched refs:GRBM_SCRATCH_REG5__SCRATCH_REG5__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h4815 #define GRBM_SCRATCH_REG5__SCRATCH_REG5__SHIFT 0x00000000 macro
H A Dgfx_7_2_sh_mask.h5258 #define GRBM_SCRATCH_REG5__SCRATCH_REG5__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h6044 #define GRBM_SCRATCH_REG5__SCRATCH_REG5__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h6578 #define GRBM_SCRATCH_REG5__SCRATCH_REG5__SHIFT 0x0 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h466 #define GRBM_SCRATCH_REG5__SCRATCH_REG5__SHIFT macro
H A Dgc_9_1_sh_mask.h464 #define GRBM_SCRATCH_REG5__SCRATCH_REG5__SHIFT macro
H A Dgc_9_2_1_sh_mask.h453 #define GRBM_SCRATCH_REG5__SCRATCH_REG5__SHIFT macro