Home
last modified time | relevance | path

Searched refs:HSW_CACHEABILITY_CONTROL (Results 1 – 1 of 1) sorted by relevance

/dragonfly/sys/dev/drm/i915/
H A Di915_gem_gtt.h98 #define HSW_CACHEABILITY_CONTROL(bits) ((((bits) & 0x7) << 1) | \ macro
100 #define HSW_WB_LLC_AGE3 HSW_CACHEABILITY_CONTROL(0x2)
101 #define HSW_WB_LLC_AGE0 HSW_CACHEABILITY_CONTROL(0x3)
102 #define HSW_WB_ELLC_LLC_AGE3 HSW_CACHEABILITY_CONTROL(0x8)
103 #define HSW_WB_ELLC_LLC_AGE0 HSW_CACHEABILITY_CONTROL(0xb)
104 #define HSW_WT_ELLC_LLC_AGE3 HSW_CACHEABILITY_CONTROL(0x7)
105 #define HSW_WT_ELLC_LLC_AGE0 HSW_CACHEABILITY_CONTROL(0x6)