Home
last modified time | relevance | path

Searched refs:MC_REGISTERS_TABLE_107__data_5_value_9__SHIFT (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_1_sh_mask.h3494 #define MC_REGISTERS_TABLE_107__data_5_value_9__SHIFT 0x0 macro
H A Dsmu_7_1_0_sh_mask.h3492 #define MC_REGISTERS_TABLE_107__data_5_value_9__SHIFT 0x0 macro