Home
last modified time | relevance | path

Searched refs:MC_REGISTERS_TABLE_12__address_10_s1_MASK (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h1311 #define MC_REGISTERS_TABLE_12__address_10_s1_MASK 0xffff macro
H A Dsmu_7_0_1_sh_mask.h3291 #define MC_REGISTERS_TABLE_12__address_10_s1_MASK 0xffff macro
H A Dsmu_7_1_0_sh_mask.h3289 #define MC_REGISTERS_TABLE_12__address_10_s1_MASK 0xffff macro
H A Dsmu_7_1_2_sh_mask.h3515 #define MC_REGISTERS_TABLE_12__address_10_s1_MASK 0xffff macro