Home
last modified time | relevance | path

Searched refs:MC_REGISTERS_TABLE_20__data_0_value_2__SHIFT (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h1340 #define MC_REGISTERS_TABLE_20__data_0_value_2__SHIFT 0x0 macro
H A Dsmu_7_0_1_sh_mask.h3320 #define MC_REGISTERS_TABLE_20__data_0_value_2__SHIFT 0x0 macro
H A Dsmu_7_1_0_sh_mask.h3318 #define MC_REGISTERS_TABLE_20__data_0_value_2__SHIFT 0x0 macro
H A Dsmu_7_1_2_sh_mask.h3544 #define MC_REGISTERS_TABLE_20__data_0_value_2__SHIFT 0x0 macro