Home
last modified time | relevance | path

Searched refs:MC_VM_L1_TLB_MCB_WR_SEM_CNTL (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Dr600.c1158 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE); in r600_pcie_gart_enable()
1202 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp); in r600_pcie_gart_disable()
1248 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE); in r600_agp_enable()
H A Dr600d.h364 #define MC_VM_L1_TLB_MCB_WR_SEM_CNTL 0x2220 macro