Home
last modified time | relevance | path

Searched refs:PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h5658 #define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK 0x00000002L macro
H A Dgfx_7_2_sh_mask.h5535 #define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK 0x2 macro
H A Dgfx_8_0_sh_mask.h6323 #define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK 0x2 macro
H A Dgfx_8_1_sh_mask.h6857 #define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK 0x2 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h16929 #define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK … macro
H A Dgc_9_1_sh_mask.h18363 #define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK … macro
H A Dgc_9_2_1_sh_mask.h18240 #define PA_CL_NANINF_CNTL__VTE_Z_INF_DISCARD_MASK … macro