Home
last modified time | relevance | path

Searched refs:PCIE_LANE_2_EQUALIZATION_CNTL__RESERVED_MASK (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/bif/
H A Dbif_4_1_sh_mask.h1619 #define PCIE_LANE_2_EQUALIZATION_CNTL__RESERVED_MASK 0x8000 macro
H A Dbif_5_0_sh_mask.h1855 #define PCIE_LANE_2_EQUALIZATION_CNTL__RESERVED_MASK 0x8000 macro
H A Dbif_5_1_sh_mask.h1723 #define PCIE_LANE_2_EQUALIZATION_CNTL__RESERVED_MASK 0x8000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_0_sh_mask.h3991 #define PCIE_LANE_2_EQUALIZATION_CNTL__RESERVED_MASK … macro