Home
last modified time | relevance | path

Searched refs:PCIE_LTR_CAP__LTR_MAX_S_LATENCY_VALUE__SHIFT (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/nbif/
H A Dnbif_6_1_sh_mask.h773 #define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_VALUE__SHIFT macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/bif/
H A Dbif_4_1_sh_mask.h1906 #define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_VALUE__SHIFT 0x0 macro
H A Dbif_5_0_sh_mask.h2142 #define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_VALUE__SHIFT 0x0 macro
H A Dbif_5_1_sh_mask.h2010 #define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_VALUE__SHIFT 0x0 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_0_sh_mask.h4319 #define PCIE_LTR_CAP__LTR_MAX_S_LATENCY_VALUE__SHIFT macro