Home
last modified time | relevance | path

Searched refs:PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT5_STATUS__SHIFT (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_sh_mask.h1308 #define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT5_STATUS__SHIFT 0x5 macro
H A Ddce_10_0_sh_mask.h1398 #define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT5_STATUS__SHIFT 0x5 macro
H A Ddce_11_0_sh_mask.h1302 #define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT5_STATUS__SHIFT 0x5 macro
H A Ddce_11_2_sh_mask.h1408 #define PERFMON_CVALUE_INT_MISC__PERFCOUNTER_INT5_STATUS__SHIFT 0x5 macro