Home
last modified time | relevance | path

Searched refs:PM_FUSES_6__VddCVid_5__SHIFT (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h2870 #define PM_FUSES_6__VddCVid_5__SHIFT 0x10 macro
H A Dsmu_7_0_1_sh_mask.h3672 #define PM_FUSES_6__VddCVid_5__SHIFT 0x10 macro
H A Dsmu_7_1_0_sh_mask.h3670 #define PM_FUSES_6__VddCVid_5__SHIFT 0x10 macro