Home
last modified time | relevance | path

Searched refs:PPLL_DFT_CNTL__regs_pw_obs_div_sel_1__SHIFT (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_11_2_sh_mask.h18485 #define PPLL_DFT_CNTL__regs_pw_obs_div_sel_1__SHIFT 0x1 macro
H A Ddce_12_0_sh_mask.h490 #define PPLL_DFT_CNTL__regs_pw_obs_div_sel_1__SHIFT macro