Home
last modified time | relevance | path

Searched refs:RLC_AUTO_PG_CTRL (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Dsi.c5253 tmp = RREG32(RLC_AUTO_PG_CTRL); in si_enable_gfx_cgpg()
5255 WREG32(RLC_AUTO_PG_CTRL, tmp); in si_enable_gfx_cgpg()
5257 tmp = RREG32(RLC_AUTO_PG_CTRL); in si_enable_gfx_cgpg()
5259 WREG32(RLC_AUTO_PG_CTRL, tmp); in si_enable_gfx_cgpg()
5277 tmp = RREG32(RLC_AUTO_PG_CTRL); in si_init_gfx_cgpg()
5282 WREG32(RLC_AUTO_PG_CTRL, tmp); in si_init_gfx_cgpg()
H A Dsid.h1351 #define RLC_AUTO_PG_CTRL 0xC434 macro
H A Dcik.c6551 orig = data = RREG32(RLC_AUTO_PG_CTRL); in cik_enable_gfx_cgpg()
6554 WREG32(RLC_AUTO_PG_CTRL, data); in cik_enable_gfx_cgpg()
6561 orig = data = RREG32(RLC_AUTO_PG_CTRL); in cik_enable_gfx_cgpg()
6564 WREG32(RLC_AUTO_PG_CTRL, data); in cik_enable_gfx_cgpg()
6701 data = RREG32(RLC_AUTO_PG_CTRL); in cik_init_gfx_cgpg()
6704 WREG32(RLC_AUTO_PG_CTRL, data); in cik_init_gfx_cgpg()
H A Dcikd.h1451 #define RLC_AUTO_PG_CTRL 0xC454 macro
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dgfx_v8_0.c4133 WREG32_FIELD(RLC_AUTO_PG_CTRL, GRBM_REG_SAVE_GFX_IDLE_THRESHOLD, 0x55f0); in gfx_v8_0_init_power_gating()