Home
last modified time | relevance | path

Searched refs:RLC_MGCG_CTRL__SILICON_EN_MASK (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h9053 #define RLC_MGCG_CTRL__SILICON_EN_MASK 0x2 macro
H A Dgfx_8_1_sh_mask.h9593 #define RLC_MGCG_CTRL__SILICON_EN_MASK 0x2 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h22803 #define RLC_MGCG_CTRL__SILICON_EN_MASK … macro
H A Dgc_9_1_sh_mask.h24219 #define RLC_MGCG_CTRL__SILICON_EN_MASK … macro
H A Dgc_9_2_1_sh_mask.h24230 #define RLC_MGCG_CTRL__SILICON_EN_MASK … macro