Home
last modified time | relevance | path

Searched refs:SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_sh_mask.h1481 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK 0x1 macro
H A Ddce_10_0_sh_mask.h1511 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK 0x1 macro
H A Ddce_11_0_sh_mask.h1419 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK 0x1 macro
H A Ddce_11_2_sh_mask.h1547 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK 0x1 macro
H A Ddce_12_0_sh_mask.h2607 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h3606 #define SMU_INTERRUPT_CONTROL__DC_SMU_INT_ENABLE_MASK … macro