Home
last modified time | relevance | path

Searched refs:SOFT_REGISTERS_TABLE_28__Reserved_0__SHIFT (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h2752 #define SOFT_REGISTERS_TABLE_28__Reserved_0__SHIFT 0x0 macro
H A Dsmu_7_1_0_sh_mask.h3620 #define SOFT_REGISTERS_TABLE_28__Reserved_0__SHIFT 0x0 macro