Home
last modified time | relevance | path

Searched refs:SPI_CDBG_SYS_CS1__PIPE3_MASK (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h8833 #define SPI_CDBG_SYS_CS1__PIPE3_MASK 0xff000000 macro
H A Dgfx_8_0_sh_mask.h10435 #define SPI_CDBG_SYS_CS1__PIPE3_MASK 0xff000000 macro
H A Dgfx_8_1_sh_mask.h10833 #define SPI_CDBG_SYS_CS1__PIPE3_MASK 0xff000000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12150 #define SPI_CDBG_SYS_CS1__PIPE3_MASK macro
H A Dgc_9_2_1_sh_mask.h13455 #define SPI_CDBG_SYS_CS1__PIPE3_MASK macro