Home
last modified time | relevance | path

Searched refs:SPI_CDBG_SYS_GFX__PS_EN_MASK (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h8793 #define SPI_CDBG_SYS_GFX__PS_EN_MASK 0x1 macro
H A Dgfx_8_0_sh_mask.h10395 #define SPI_CDBG_SYS_GFX__PS_EN_MASK 0x1 macro
H A Dgfx_8_1_sh_mask.h10793 #define SPI_CDBG_SYS_GFX__PS_EN_MASK 0x1 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12113 #define SPI_CDBG_SYS_GFX__PS_EN_MASK macro
H A Dgc_9_2_1_sh_mask.h13418 #define SPI_CDBG_SYS_GFX__PS_EN_MASK macro