Home
last modified time | relevance | path

Searched refs:SPI_CDBG_SYS_HP3D__PS_EN__SHIFT (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h8808 #define SPI_CDBG_SYS_HP3D__PS_EN__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h10410 #define SPI_CDBG_SYS_HP3D__PS_EN__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h10808 #define SPI_CDBG_SYS_HP3D__PS_EN__SHIFT 0x0 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12121 #define SPI_CDBG_SYS_HP3D__PS_EN__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h13426 #define SPI_CDBG_SYS_HP3D__PS_EN__SHIFT … macro