Home
last modified time | relevance | path

Searched refs:SPI_PERFCOUNTER_BINS__BIN2_MAX__SHIFT (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h7675 #define SPI_PERFCOUNTER_BINS__BIN2_MAX__SHIFT 0x00000014 macro
H A Dgfx_7_2_sh_mask.h9218 #define SPI_PERFCOUNTER_BINS__BIN2_MAX__SHIFT 0x14 macro
H A Dgfx_8_0_sh_mask.h10938 #define SPI_PERFCOUNTER_BINS__BIN2_MAX__SHIFT 0x14 macro
H A Dgfx_8_1_sh_mask.h11336 #define SPI_PERFCOUNTER_BINS__BIN2_MAX__SHIFT 0x14 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h21508 #define SPI_PERFCOUNTER_BINS__BIN2_MAX__SHIFT macro
H A Dgc_9_1_sh_mask.h22944 #define SPI_PERFCOUNTER_BINS__BIN2_MAX__SHIFT macro
H A Dgc_9_2_1_sh_mask.h22911 #define SPI_PERFCOUNTER_BINS__BIN2_MAX__SHIFT macro