Home
last modified time | relevance | path

Searched refs:SPI_PS_INPUT_CNTL_10__DUP_MASK (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h7738 #define SPI_PS_INPUT_CNTL_10__DUP_MASK 0x00040000L macro
H A Dgfx_7_2_sh_mask.h8431 #define SPI_PS_INPUT_CNTL_10__DUP_MASK 0x40000 macro
H A Dgfx_8_0_sh_mask.h9793 #define SPI_PS_INPUT_CNTL_10__DUP_MASK 0x40000 macro
H A Dgfx_8_1_sh_mask.h10191 #define SPI_PS_INPUT_CNTL_10__DUP_MASK 0x40000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h15673 #define SPI_PS_INPUT_CNTL_10__DUP_MASK … macro
H A Dgc_9_1_sh_mask.h17107 #define SPI_PS_INPUT_CNTL_10__DUP_MASK … macro
H A Dgc_9_2_1_sh_mask.h16982 #define SPI_PS_INPUT_CNTL_10__DUP_MASK … macro