Home
last modified time | relevance | path

Searched refs:SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h7770 #define SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK 0x0001e000L macro
H A Dgfx_7_2_sh_mask.h8463 #define SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK 0x1e000 macro
H A Dgfx_8_0_sh_mask.h9861 #define SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK 0x1e000 macro
H A Dgfx_8_1_sh_mask.h10259 #define SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK 0x1e000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h15746 #define SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK … macro
H A Dgc_9_1_sh_mask.h17180 #define SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK … macro
H A Dgc_9_2_1_sh_mask.h17055 #define SPI_PS_INPUT_CNTL_13__CYL_WRAP_MASK … macro