Home
last modified time | relevance | path

Searched refs:SPI_PS_INPUT_CNTL_1__ATTR0_VALID__SHIFT (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h9588 #define SPI_PS_INPUT_CNTL_1__ATTR0_VALID__SHIFT 0x18 macro
H A Dgfx_8_1_sh_mask.h9986 #define SPI_PS_INPUT_CNTL_1__ATTR0_VALID__SHIFT 0x18 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h15441 #define SPI_PS_INPUT_CNTL_1__ATTR0_VALID__SHIFT … macro
H A Dgc_9_1_sh_mask.h16875 #define SPI_PS_INPUT_CNTL_1__ATTR0_VALID__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h16750 #define SPI_PS_INPUT_CNTL_1__ATTR0_VALID__SHIFT … macro