Home
last modified time | relevance | path

Searched refs:SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h7922 #define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK 0x00000300L macro
H A Dgfx_7_2_sh_mask.h8599 #define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK 0x300 macro
H A Dgfx_8_0_sh_mask.h10151 #define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK 0x300 macro
H A Dgfx_8_1_sh_mask.h10549 #define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK 0x300 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h16049 #define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK macro
H A Dgc_9_1_sh_mask.h17483 #define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK macro
H A Dgc_9_2_1_sh_mask.h17358 #define SPI_PS_INPUT_CNTL_27__DEFAULT_VAL_MASK macro