Home
last modified time | relevance | path

Searched refs:SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK__SHIFT (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h10796 #define SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK__SHIFT 0x1 macro
H A Dgfx_8_1_sh_mask.h11194 #define SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK__SHIFT 0x1 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12580 #define SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK__SHIFT macro
H A Dgc_9_1_sh_mask.h14009 #define SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK__SHIFT macro
H A Dgc_9_2_1_sh_mask.h13874 #define SPI_RESOURCE_RESERVE_EN_CU_14__TYPE_MASK__SHIFT macro