Home
last modified time | relevance | path

Searched refs:SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h9066 #define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK__SHIFT 0x10 macro
H A Dgfx_8_0_sh_mask.h10726 #define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK__SHIFT 0x10 macro
H A Dgfx_8_1_sh_mask.h11124 #define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK__SHIFT 0x10 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12434 #define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK__SHIFT … macro
H A Dgc_9_1_sh_mask.h13863 #define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h13728 #define SPI_RESOURCE_RESERVE_EN_CU_5__QUEUE_MASK__SHIFT … macro