Home
last modified time | relevance | path

Searched refs:SQ_DSM_CNTL__SPI_BACKPRESSURE_0__SHIFT (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h13564 #define SQ_DSM_CNTL__SPI_BACKPRESSURE_0__SHIFT 0x2 macro
H A Dgfx_8_1_sh_mask.h13962 #define SQ_DSM_CNTL__SPI_BACKPRESSURE_0__SHIFT 0x2 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h2068 #define SQ_DSM_CNTL__SPI_BACKPRESSURE_0__SHIFT … macro
H A Dgc_9_1_sh_mask.h2017 #define SQ_DSM_CNTL__SPI_BACKPRESSURE_0__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h2040 #define SQ_DSM_CNTL__SPI_BACKPRESSURE_0__SHIFT … macro